simon/post-scarcity
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

Updated Implementing post scarcity hardware (markdown)

Simon Brooke 2017-09-22 08:57:59 +01:00
parent eda4232469
commit 7cf7647247
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
Implementing-post-scarcity-hardware.md

@ -28,7 +28,8 @@ OK, OK, this cobe is a pretty concept, but let's get real. Using one core of eac
There are other interesting chips which aren't strictly 64 core: There are other interesting chips which aren't strictly 64 core:
1. [Cavium ThunderX](https://www.servethehome.com/exclusive-first-cavium-thunderx-dual-48-core-96-core-total-arm-benchmarks)/ - ARM; 96 cores, each 64 bit, in pairs of two, shipping now; 1. [Cavium ThunderX](https://www.servethehome.com/exclusive-first-cavium-thunderx-dual-48-core-96-core-total-arm-benchmarks)/ - ARM; 96 cores, each 64 bit, in pairs of two, shipping now;
2. [Sparc M8](https://www.servethehome.com/oracle-sparc-m8-released-32-cores-256-threads-5-0ghz/) - 32 of 64 bit cores each capable of 8 concurrent threads; shipping now. 2. [Sparc M8](https://www.servethehome.com/oracle-sparc-m8-released-32-cores-256-threads-5-0ghz/) - 32 of 64 bit cores each capable of 8 concurrent threads; shipping now;
3. [Parallela Epiphany](https://www.parallella.org/board/) is a family of processors designed for parallel computation, with a 64 core unit shipping now and a 1024 core unit in prototype. Development boards are cheap. The processor architecture is RISC, but not ARM.
### Implementing the virtual hypercube ### Implementing the virtual hypercube